Decoder (2-to-4)

Decoder (2-to-4)

Encoders/Decoders signal_cellular_alt_2_bar Intermediate schedule 15 min

Decoder

Overview

  • Purpose: The Decoder is a combinational logic circuit that converts a binary code input into a set of individual output lines, where only one output is active for each unique input code. It expands a compact binary representation into a "one-hot" format.
  • Symbol: The Decoder is represented by a rectangular block with binary input lines (A0, A1, A2...), an optional enable input, and multiple output lines (Y0, Y1, Y2...), where the number of outputs is typically 2^n for n input bits.
  • DigiSim.io Role: Serves as a fundamental building block for address decoding, data routing, and control signal generation in digital circuits.

decoder component

Functional Description

Logic Behavior

The Decoder activates exactly one output line based on the binary value present at its inputs. The enable input, when present, can activate or deactivate the entire decoder.

Truth Table (for a 3-to-8 Decoder with Enable):

EN A2 A1 A0 Y7 Y6 Y5 Y4 Y3 Y2 Y1 Y0
0 X X X 0 0 0 0 0 0 0 0
1 0 0 0 0 0 0 0 0 0 0 1
1 0 0 1 0 0 0 0 0 0 1 0
1 0 1 0 0 0 0 0 0 1 0 0
1 0 1 1 0 0 0 0 1 0 0 0
1 1 0 0 0 0 0 1 0 0 0 0
1 1 0 1 0 0 1 0 0 0 0 0
1 1 1 0 0 1 0 0 0 0 0 0
1 1 1 1 1 0 0 0 0 0 0 0

X = Don't care

Inputs and Outputs

  • Inputs:

    • Address Inputs (A0, A1, A2, ...): Binary inputs that determine which output will be activated. For an n-to-2^n decoder, n input bits are required.
    • Enable (EN): Optional control input that enables (EN=1) or disables (EN=0) the decoder. When disabled, all outputs are inactive.

  • Outputs:

    • Output Lines (Y0, Y1, Y2, ..., Y(2^n-1)): 2^n output lines (for an n-input decoder), where only one output is active (HIGH) for each unique input combination when the decoder is enabled.

Configurable Parameters

  • Number of Inputs: Determines the size of the decoder (n-to-2^n).
  • Active Level: Whether outputs are active-high (1) or active-low (0).
  • Propagation Delay: The time it takes for outputs to change after input changes.

Visual Representation in DigiSim.io

The Decoder is displayed as a rectangular block with input pins on the left or bottom side and output pins on the right or top side. It is typically labeled to identify it as a decoder, often with a size designation (e.g., "3:8" for a 3-to-8 decoder). When connected in a circuit, the component visually indicates which output is active through color changes on connecting wires.

Educational Value

Key Concepts

  • Binary Encoding/Decoding: Demonstrates how binary values can be expanded into one-hot representations.
  • Address Selection: Illustrates how binary addresses are used to select specific memory locations or devices.
  • One-Hot Encoding: Introduces the concept of having exactly one active signal among many possible signals.
  • Combinational Logic Design: Shows how complex functions can be implemented with basic logic elements.

Learning Objectives

  • Understand how binary values are decoded into individual selection lines.
  • Learn how decoders enable efficient addressing in digital systems.
  • Recognize the role of decoders in memory systems and control units.
  • Apply decoders in designing address decoding circuits and control signal generators.
  • Comprehend how decoders can be cascaded to create larger decoding structures.

Usage Examples/Scenarios

  • Memory Addressing: Selecting specific memory chips or memory locations based on address bits.
  • Instruction Decoding: Generating control signals based on instruction opcodes in processors.
  • Input/Output Selection: Activating specific peripheral devices based on address values.
  • Display Driving: Converting binary values to segment patterns in display systems.
  • State Decoding: Generating specific control signals based on the current state in state machines.

Technical Notes

  • The relationship between the number of inputs (n) and outputs (m) in a decoder is typically m = 2^n.
  • Decoders can be cascaded to create larger decoders. For example, two 3-to-8 decoders with an additional input can create a 4-to-16 decoder.
  • In active-low decoders, outputs are normally HIGH and go LOW when selected, which is often used in memory chip select applications.
  • The enable input can be used to expand decoders by connecting it to higher-order address bits.
  • In DigiSim.io, decoders respond immediately to input changes, modeling the combinational logic behavior of these components.

Types of Decoders

  1. Binary Decoders

    • Standard n-to-2ⁿ decoders (e.g., 2-to-4, 3-to-8, 4-to-16)
    • Convert binary code to one-hot output

  2. BCD-to-Decimal Decoders

    • 4-to-10 decoders converting BCD to decimal display
    • Common in display applications

  3. Address Decoders

    • Used for memory and I/O address selection
    • Often include chip select outputs

  4. Seven-Segment Display Decoders

    • Convert binary/BCD inputs to seven-segment display outputs
    • 4-to-7 decoders for numeric displays

  5. Demultiplexers

    • Special case of decoders used for data routing
    • Route one input to one of several outputs

  6. Active-Low Decoders

    • Outputs are normally high, active outputs go low
    • Often used in memory systems

Applications

  1. Memory Address Decoding

    • Selecting the correct memory chip or memory location
    • Chip select generation in memory systems

  2. Instruction Decoding

    • Generating control signals in CPUs
    • Opcode interpretation

  3. Data Routing

    • Directing data to appropriate processing units
    • Bus addressing in microprocessors

  4. Display Systems

    • Driving seven-segment displays
    • LCD/LED matrix control

  5. Keyboard/Keypad Scanning

    • Scanning matrix keyboards
    • Input device control

  6. Demultiplexing Operations

    • Signal routing in communication systems
    • Channel selection

  7. Control Signal Generation

    • Generating specific control signals based on instruction codes
    • State machine outputs

Implementation Methods

  1. Logic Gate Arrays

    • AND gates with input inverters as needed
    • Often arranged in a tree structure

  2. Integrated Circuits

    • 74LS138: 3-to-8 decoder
    • 74LS154: 4-to-16 decoder
    • 74LS47: BCD to 7-segment decoder

  3. NAND/NOR Gate Implementation

    • Using universal gates for all decoder functions
    • Typically requires fewer gates than AND/OR

  4. HDL Design

    • Using case statements or conditional assignments
    • Easily parameterized for different sizes

  5. ROM-Based Implementation

    • Using look-up tables for complex decoder functions
    • Programmable logic approaches

Circuit Implementation (2:4 Decoder)

A simple 2-to-4 decoder can be implemented using AND gates with inverters:

graph LR
    InputA0[A0] --> NotGate0[NOT]
    InputA1[A1] --> NotGate1[NOT]
    
    NotGate0 --> AndGate0[AND]
    NotGate1 --> AndGate0
    AndGate0 --> OutputY0[Y0: 00]
    
    InputA0 --> AndGate1[AND]
    NotGate1 --> AndGate1
    AndGate1 --> OutputY1[Y1: 01]
    
    NotGate0 --> AndGate2[AND]
    InputA1 --> AndGate2
    AndGate2 --> OutputY2[Y2: 10]
    
    InputA0 --> AndGate3[AND]
    InputA1 --> AndGate3
    AndGate3 --> OutputY3[Y3: 11]

Output Selection: Each output corresponds to a unique 2-bit address combination.

Boolean Equations (3:8 Decoder)

For a 3-to-8 decoder with enable (E):

  • Y0 = E · Ā2 · Ā1 · Ā0
  • Y1 = E · Ā2 · Ā1 · A0
  • Y2 = E · Ā2 · A1 · Ā0
  • Y3 = E · Ā2 · A1 · A0
  • Y4 = E · A2 · Ā1 · Ā0
  • Y5 = E · A2 · Ā1 · A0
  • Y6 = E · A2 · A1 · Ā0
  • Y7 = E · A2 · A1 · A0

Where · represents logical AND and Ā represents logical NOT

Related Components

  • Encoders: Perform the inverse operation (one-hot to binary)
  • Multiplexers: Select one of many inputs based on select lines
  • Demultiplexers: Functionally similar but route data rather than generate patterns
  • Priority Encoders: Special encoders that handle multiple active inputs
  • Display Drivers: Often contain decoders for display control
  • Memory Address Decoders: Specialized for memory systems
  • Programmable Logic Arrays: Can implement decoder functions

school Learning Path

arrow_back Prerequisites

AND Gate NOT Gate

arrow_forward Next Steps

Decoder (3-to-8) Encoder (4-to-2)

help_outline Frequently Asked Questions

What is a decoder?

A decoder converts n-bit binary input to 2^n outputs, where only one output is active (one-hot encoding). 2 inputs → 4 outputs, 3 inputs → 8 outputs.

What is one-hot encoding?

Only one output line is HIGH at a time. For input 10 (binary 2), output Y2 is HIGH while Y0, Y1, Y3 are LOW.

play_arrow Run Live Circuit

See Other Components

Encoder (4-to-2)
Encoder (4-to-2) Encoders/Decoders
Encoder (8-to-3)
Encoder (8-to-3) Encoders/Decoders
Decoder (3-to-8)
Decoder (3-to-8) Encoders/Decoders
Input Switch
Input Switch Input/Output
Clock
Clock Input/Output
Constant
Constant Input/Output
list All Components